530FB1041M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FB1041M00DG

530FB1041M00DG: DescriptionLVDS Output Clock Oscillator, 1041MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB1041M00DG Overview

LVDS Output Clock Oscillator, 1041MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB1041M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1041 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you understand the anti-static ESD function in PCB design?

Infrared proximity switch circuit diagram

Spike Peak Voltage Measurement Circuit

Timing AC switch circuit (2)

High-precision constant current source circuit diagram

555 infrared light controlled "Thank you for coming!" etiquette greeting circuit

Learn simulation + how to minimize crosstalk in cable design: [i=s]This post was last edited by dontium on 2015-1-23 11:43[/i] When I was making things before, I didn’t care about the interference between wires. Recently, I have been in contact with more and mor...; 柠檬酸钠 Analogue and Mixed Signal

The data of STM32 is sent to cc2530 via serial port, each group of 11 data, but only a few are displayed, or characters are mixed in out of order...: [img]file:///C:\Users\Administrator\AppData\Roaming\Tencent\Users\1666283959\QQ\WinTemp\RichOle\W})4]CX`SWMKDP@D}[email]3P@FWR.png[/email][/img]...; yml921205 Analog electronics

Regarding the timing issues and acquisition issues of AD chip ADS1251: The timing of ADS1251 and the corresponding time of each part are shown in the figure below. Is there anything wrong with the reading code I wrote? double GET_DOUT(void) {unsigned int temp = 0x0000000...; Mengmei TI Technology Forum

Looking for prolific usb-to-serial comm port source code: I want a prolific usb-to-serial comm port source code. I also want to ask how to uninstall the driver on a data cable? Every time I uninstall ArkMicro usb-to-serial port in the device manager, but eve...; bbslee888 Embedded System

Looking for a DSP algorithm transplant engineer to work on the project (Beijing, part-time): We need to find a DSP algorithm transplantation engineer to do the project. The requirements are as follows:1. Familiar with TI DSP DaVinci system architecture, with DaVinci development experience as ...; dongfanghanke DSP and ARM Processors

What is the difference between the address field and the endpoint field (ENDP) in USB?: What is the difference between the address field and the endpoint field (ENDP) in USB? The address field has 7 bits, which means it supports 127 devices, but the endpoint field has only 4 bits, which ...; debugme Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components