EEWORLDEEWORLDEEWORLD

Part Number

Search

530MA1352M00BGR

Description
LVPECL Output Clock Oscillator, 1352MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MA1352M00BGR Overview

LVPECL Output Clock Oscillator, 1352MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1352M00BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1352 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
"Keil Software - Cx51 Compiler User Manual Chinese Complete Version"
Very comprehensive. You will regret it if you don't read it. Beginners, please come in....
wanghaixing 51mcu
Conditional compilation in assembly? .if .else
I want to use conditional compilation in assembly language, similar to the if-else structure in C. However, the book requires that the expression after .if must be complete. When I use .if AA=0 in my ...
kidzcw DSP and ARM Processors
Please give me some advice on the C program for receiving bytes on the microcontroller. Thank you
I calculated a byte on SPI (C language), calculated 4 bytes on DSP (assembly), and then sent the 4 bytes on DSP to SPI one by one for comparison. If the first byte sent is the same as the byte on SPI,...
fuqiang Embedded System
STM32F103RCWWDG does not reset
STM32F103RC WWDG does not reset:use the IAR routine,/* WWDG clock counter = (PCLK1/4096)/8 = 244 Hz (~4 ms) */WWDG_SetPrescaler(WWDG_Prescaler_8);/* Set Window value to 65 */WWDG_SetWindowValue (65);/...
冰冰忍者 stm32/stm8
Do I need hardware to learn Windows kernel drivers? (How can poor students solve this problem?)
I am currently studying and I think I have a good programming foundation. I want to learn Windows kernel driver development. However, I have only learned a little from the book. Since I don't have spe...
poiuyt Embedded System
What is the salary of a Linux driver engineer?
Since I am about to start working, I would like to ask what is the salary level of Linux embedded engineers? Which direction is better? For example, image, network, etc....
hustvic Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 554  1937  336  706  417  12  39  7  15  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号