530RA209M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RA209M000DG

530RA209M000DG: DescriptionLVPECL Output Clock Oscillator, 209MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA209M000DG Overview

LVPECL Output Clock Oscillator, 209MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA209M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	209 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Table printing machine control circuit

Automatic adjustment circuit example circuit diagram

Another two-person operation line number circuit

8421BCD code input circuit

Hydrogen flame ionization sensor and gas chromatograph practical circuit

Electric bicycle speed control circuit

Why can't I use CHttpFile and CInternetSession to download files in WinCE5.0 SDK?: I used CHttpFile and CInternetSession in WinCE5.0 SDK to make the following code to download files, but it doesn't work. Why? Does anyone have any good methods or good source codes for my reference? C...; duxiaowen Embedded System

How does micropython access the file system?: [i=s]This post was last edited by allankliu on 2016-5-13 21:31[/i] The pyboard has a built-in file system and SD card slot. But it seems to lack support for file system operations. It seems to have an...; allankliu MicroPython Open Source section

DS18B20 12864 Display: [i=s]This post was last edited by paulhyde on 2014-9-15 09:21[/i] I can read the temperature of DS18B20 normally using 1602, but it cannot be displayed using 12864. Why? Has anyone encountered this pr...; yangyi1818 Electronics Design Contest

Request an Arrow SoCKit, replace it with a new Zedboard or two DE1-SoCs: [i=s]This post was last edited by wangchunee on 2015-2-11 14:29[/i] I want an Arrow SoCKit to replace it with a new Zedboard or two new DE1-SoCs. [url=mailto:wangchunee@126.com]wangchunee@126.com[/url...; wangchunee Buy&Sell

A newly designed VC5416 system: The system is mainly composed of TMS320VC5416 and EPM570, with 256K Words RAM and 1Mage Bytes Flash, and completes independent 6-channel 16bits (250Ksps/Channel) ADC and independent 16-channel 14bitsD...; pbxywyq DSP and ARM Processors

Dual dimming mushroom light: The dual dimming desk lamp is based on the single dimming lamp, with a small power bulb added. When the knob is turned, the power switch is turned on first, and the small bulb lights up; when the knob...; 咖啡不加糖 DIY/Open Source Hardware

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components