530SB695M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SB695M000DG

530SB695M000DG: DescriptionLVDS Output Clock Oscillator, 695MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB695M000DG Overview

LVDS Output Clock Oscillator, 695MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB695M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	695 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Gate pulse generator circuit diagram

Circuit for converting segment display code to BCD code

Overload protection circuit for 25 ohm speakers

N-phase clock source

Optical to electrical conversion amplifier circuit

Single-phase shaded pole motor commutation circuit

Accuracy? Resolution? Arc Minutes? How to Manage Your Motor Control Design: Imagine driving to work this morning: the traffic light turns green, you immediately step on the accelerator, and the car responds quickly within a few seconds and continues to drive to work. This pro...; qwqwqw2088 Analogue and Mixed Signal

Notice on Issuing the List of Integrated Circuit Design Enterprises (Third Batch): The competent departments of information industry in all provinces, autonomous regions, municipalities directly under the Central Government and cities with independent planning status:According to th...; fighting Analog electronics

Driver loading failed, help!: Write a simple driver mydriver.dll under wince5.0. When loading the module, the following appears: ... 4294769776 PID:3f96bca TID:3fa0f9a 0x83fca800: >>> Loading module mydriver.dll at address 0x03010...; weiyujuan Embedded System

How to disable the operation of the lower window of the messagebox prompt box?: As the title says, I solved the problem of how to prevent the messagebox from being covered yesterday. Today I encountered the problem that after the messagebox prompt box appears, I can still operate...; 378903745 Embedded System

How to remove click screen sound: How to change the sound of clicking the screen in EVC by modifying the program. I modified the registry, but it didn't work. . The code is as follows. HKEY hKey1; DWORD dwType1; DWORD dwScreen1 = 1; D...; kccch Embedded System

WinCE5 implements PPPOE dial-up, which modules and registry need to be configured in the kernel?: As the title says, I have added Ras/PPP, PPPoE, Tapi, etc., and createdin . When dialing, it prompts: Remote concentrator is not responding... I captured the packets and compared them with the PC. I f...; qiyuan775 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components