530MB173M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB173M000DG

530MB173M000DG: DescriptionLVPECL Output Clock Oscillator, 173MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB173M000DG Overview

LVPECL Output Clock Oscillator, 173MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB173M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	173 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Ten circuit designs for precision full-wave rectification

TA7232P audio IC circuit diagram

Three-terminal integrated regulated power supply circuit

JSJ type transistor time relay circuit (1)

8MHz±5kHz oscillation circuit

Simple, special voltage stabilizing circuit

Screen.PrimaryScreen.WorkingArea cannot obtain the working area: As the title states, what is obtained is the height and width of the device screen, including the workbar. What WorkingArea obtains is the working area, but does not include the workbar?...; zhengyusun Embedded System

Christmas is coming: Christmas is coming soon. What are some good activities for you? What do you think about Christmas? It seems that this foreign festival is becoming more and more popular, even surpassing many traditio...; 张无忌1987 Talking

data verification failed at address 0x0 please verify target memory and memory m: data verification failed at address 0x0 please verify target memory and memory map\\My build has passed but when I load the program, this prompt appearsI am tuning the self-generated example wave...; hhhhwangba Analogue and Mixed Signal

What is the correspondence between ce.bib and virtual memory?: Hello seniors! I have encountered some difficulties in understanding the debugging of ce.bib in CE6.0. I hope you can answer my questions.... I checked the configuration in ce.bib: NK 80220000 009E000...; heyan0902 Embedded System

IGBT driver chip usage help: [size=4] I looked at the Chinese data sheet of the EXB841 driver chip (IGBT driver chip), which contains its application circuit, but there is one thing I don’t understand. The following is the applic...; lucky_star Analogue and Mixed Signal

I hope an expert can give me some advice! Regarding the problem of using timer A as a sampling trigger source in ADC: Why can't I enter the ADC interrupt when using timer A as the trigger source? #include#define M 4static unsigned int index = 0 ; unsigned int results[M];void ADC12_Init ( void ) ; void UART_Init ( voi...; Lucky_Hu Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components