EEWORLDEEWORLDEEWORLD

Part Number

Search

531RB507M000DGR

Description
LVPECL Output Clock Oscillator, 507MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RB507M000DGR Overview

LVPECL Output Clock Oscillator, 507MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB507M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency507 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About STM8 interrupt problem
After STVD builds the project, there is a file stm8_interrupt_vector.c. I built the interrupt vector and interrupt service function in it,but the question is, how do I enable and disable interrupts in...
忧乐游子 stm32/stm8
Network Development Notes 9_Access Database Basics
Why learn Access?Why learn Access? Many friends will ask curiously, aren't you talking about Lm3sxxxx 's network development? Why are you talking about Access database? Isn't this irrelevant?No, not a...
yuhua8688 Microcontroller MCU
ATMEL AT91SAM9263 development board technical exchange QQ group welcome to join
The TE9263 development board uses the ATMEL AT91SAM9263 microcontroller, which has an embedded ARM926EJ-S processor. The parallel bus architecture of this processor uses distributed DMA, thus breaking...
sypanyue Embedded System
Real-time control technologies meet the demands of real-time industrial communications - Part 2
Part 1 of this blog series introduced the market opportunity for EtherCAT slave stack solutions for C2000 microcontrollers (MCUs) and presented a three-stage guide to quickly get started with slave st...
alan000345 TI Technology Forum
TMS320F28335 ADC reference voltage problem
Hi everyone, I have a question: Is the 28335 ADC conversion result calculated according to the formula of 226380? What if the reference voltage I set is 2.048V?...
Duanming Microcontroller MCU
Regarding the timing constraints, does the chip that works normally after downloading need timing constraints?
If both the functional simulation and timing simulation pass, but the chip does not work properly after downloading it to the chip, is it necessary to make timing constraints at this time? If the enti...
瓷娃娃 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 918  2130  2461  2215  2634  19  43  50  45  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号