531VB123M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531VB123M000DG

531VB123M000DG: DescriptionCMOS Output Clock Oscillator, 123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531VB123M000DG Overview

CMOS Output Clock Oscillator, 123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531VB123M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	123 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Homemade current negative feedback electronic frequency dividing power amplifier 01

Circuit diagram of switching power supply with output 5V and 20A composed of MC3420

AD conversion system using LF398 sample and hold device

Wind speed-frequency conversion circuit

Practical circuit of half-bridge switching power supply

±18V bipolar regulated power supply circuit

Fundamentals of Electronic Components and Practical Circuits (Revised Edition): "Electronic Components and Practical Circuits" (revised edition) is an introductory textbook for learning electronic technology. The book starts with understanding electronic components and semiconduc...; arui1999 Download Centre

A vegetable question: I would like to ask why the interrupt register bit 0 (control output endpoint) is set after the pdiusbd2 receives the setup packet? I think it should be bit 1 (control input endpoint) that is set? Bec...; xiany_wj Embedded System

A rookie wants a brilliant explanation: [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]"R2 in the circuit is to ensure that the transistor remains in the off state when there is no high level input from IN" - this is the orig...; xmc678 Analog electronics

Explain the source file of the microcontroller, urgent!!!: Convert the 1-byte hexadecimal number in the 20H unit in the internal RAM into a 2-bit ASCII code and store it in the two units indicated by R0 MAIN: MOV A, 20H; SWAP A PUSH ACC; Push parameters onto ...; wbq315 Embedded System

A problem that is about to break down! Urgent!!!: Hello everyone! I want to discuss a problem with you. This problem is something I have never experienced before and it is very confusing! The circuit diagram is attached to the attachment. It is very ...; chenyu_lijun MCU

Come back from a business trip and tell your troubles. Let’s see who has suffered the most!!!: In the blink of an eye, another month has passed. It is August. It is not that I do not want to visit the forum, but I really do not have time. Recently, the company is working on a project. I have be...; RF-刘海石 DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components