530EC123M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EC123M000DG

530EC123M000DG: DescriptionLVPECL Output Clock Oscillator, 123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EC123M000DG Overview

LVPECL Output Clock Oscillator, 123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC123M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	123 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LCD drive circuit (HD44780U) b

Application of integrated circuit TDA2822

STK082 power amplifier circuit diagram

Color changing level indicator circuit

One of the adjustable output integrated regulated power supply circuits

Thyristor zero-crossing trigger voltage regulator

Attribute issues of medium-length control in Cadence: [font=Tahoma,]When performing equal length control routing, the routing of the same net needs to be controlled. But now my problem is that the equal length of Pin to Pin is directly generated in the c...; HJobe PCB Design

A well-known Beijing communications company is recruiting Video Codec algorithm engineers: Video Codec Algorithm Engineer 15K-20K or so Job Responsibilities: Design, port, optimize and implement video codec algorithms for different platforms. Qualifications: 1. Master's degree or above, maj...; 安德Tyler Recruitment

Help: Strange problem with MIC3390 network card driver, please help experts!!!: Hardware: Advantech MIC3390 cpu board, network card gei82573. I use CF card to boot (SATA seems to be not supported by BSP. The current situation is that there are always errors and I don’t have time ...; lzj000008 Embedded System

What happens if two UART receive interrupts occur at the same time?: In the first case, what happens if two UART receive interrupts occur at the same time? In the second case, if the first UART receive interrupt is receiving data and the second UART interrupt occurs, w...; zzbaizhi Microcontroller MCU

LM3S811DDLLXXRR Note 8: Using Zhougong UCOS Template to Implement UCOSII LED: Zhou Gong has done a lot of work on LM3S. The UCOSII template is good and can save a lot of time. Just use it. I won’t say more. Alas, it’s hard to explain.I just want to say that when using the templ...; ddllxxrr Microcontroller MCU

There was an earthquake: Me: There was an earthquake, a slight one Colleagues: There was indeed an earthquake Me: Are you sure you don’t want to run? Colleagues: Why are you panicking? Continuous earthquakes: Forget it, let's...; btty038 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components