530JB13M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530JB13M0000BG

530JB13M0000BG: DescriptionCMOS Output Clock Oscillator, 13MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JB13M0000BG Overview

CMOS Output Clock Oscillator, 13MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JB13M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	13 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Single-phase motor energy consumption braking circuit 2

Time proportional adjustment schematic circuit

Basic application circuit diagram

Luminous strip display circuit using integrated circuit uAAl80

How to connect IR2130 to power tube

845ddr computer motherboard circuit diagram_56

Help with serial communication issues in RTX environment: I recently started to learn Ardence RTX, and there are many things I don't understand. The following is an RTX communication serial port test program based on the serialAPI.h development driver. The m...; liaozc Embedded System

I would like to ask you, is there anyone familiar with lwip? I have a question about the inet_chksum_pseudo() function in the inet.c file.: 函数原型如下：/* inet_chksum_pseudo:** Calculates the pseudo Internet checksum used by TCP and UDP for a pbuf chain.*/u16_t inet_chksum_pseudo(struct pbuf *p,struct ip_addr *src, struct ip_addr *dest,u8_t pr...; ywqman Embedded System

Programming example of using MSP430 microcontroller flash to store data: The FLASH memory module of the MSP430 FLASH microcontroller is divided into several segments according to different capacities, among which the information memory SegmengA and SegmentB each have 128 b...; fish001 Microcontroller MCU

Newbie begging for development board: I am a novice in MSP430. After reading the book about MSP430, I want to practice it. But I don't have a development board. If any seniors don't use the development board, can you lend it to me? I will...; niuzhilv Microcontroller MCU

msp430 PWM output problem: For example, if the duty cycle is 20%, the PWM output pin cannot use the timer, so I use the interrupt timing to achieve the output, and the timing time sets the pin high or low. Now I want to ask: ho...; danglingbo Embedded System

Problems with generating -7V: There were two posts on the forum. The first one was a strange circuit that used 24V to divide into 16V and 8V, and then generated 10.4, 9.3, 3.3 from 16V, and -7V from 8V. The 9.3V generated by that ...; chenbingjy Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components