530AB219M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB219M000BG

530AB219M000BG: DescriptionLVPECL Output Clock Oscillator, 219MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB219M000BG Overview

LVPECL Output Clock Oscillator, 219MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB219M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	219 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Ignite fluorescent lamp circuit at low temperature and low pressure

Single junction transistor time relay circuit three

Centralized control of the rescue alarm circuit

Voice controlled delay light switch circuit.gif

20kHz multivibrator circuit

Computer motherboard circuit diagram 815 1_37

【microbit crowdfunding】Project progress 2016-12-27: During this period, there were many things to do, and it was quite chaotic. In addition, some unexpected things happened, so the progress was affected. Considering that everyone's situation may be sim...; dcexpert MicroPython Open Source section

ALTERA FPGA Lattice Example: [b][size=6]At present, it is found that there are very few FPGA development boards equipped with dot matrix on the market. Here is a routine program for displaying Chinese characters with dot matrix, ...; super红红55 FPGA/CPLD

[TI's First Low Power Design Competition] MSP430 GPIO Library Function Operation: I have experience using MDK before, and I gradually got used to it after using it. It is quite good to use library functions to operate under MDK. Therefore, I also want to use library functions when ...; lilong8470 Microcontroller MCU

Design of Lightning Protection Switch Power Supply Circuit: [font=Verdana][b] Design of Lightning Protection Switch Power Supply Circuit [/b][/font] [font=Verdana][/font] [font=Verdana][/font] [font=Verdana][/font] [font=Verdana][b]Design of Lightning Protecti...; yuandayuan6999 Energy Infrastructure?

Winbond ISP download source program: http://www.winbond-usa.com/products/mcp/development/ISP40910C.zip...; njlianjian MCU

The compiler prompts that the pkfuncs.h file cannot be found: Does anyone have this file? Can you send it to me? It is said that this file is in the platform builder, not in the general SDK, but it is difficult to find the download of the platform builder. Pleas...; weicunshang Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components