530MA1329M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MA1329M00BG

530MA1329M00BG: DescriptionLVPECL Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA1329M00BG Overview

LVPECL Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1329M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1329 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Using TMC-80 microcomputer to control thyristor circuit

Yuhua NSD2-15, NSD2-20 balanced electric heater circuit diagram

Constant voltage source using operational amplifier TAA861

Laptop battery charger circuit composed of BQ24700

Square wave generator circuit composed of 555 three components

555 electronic fresh-keeping device circuit

AVR Beginner: I want to ask you guys! How to start learning AVR microcontroller? What materials do I need? What do I need to learn? Something practical, don't let me read a big wrinkled book. Thank you! !...; 温庆瑞 Microchip MCU

I sent a text message to "Ningbo University" using the PDU method of the TC35 module, but it was not received. Why?: atOKat+cmgf=0OKat+cmgs=23> 0891683108408305F011000D91685149885552F7000801085B816CE259275B66-+OK...; 小小書僮 Embedded System

2. Beaglebone peripheral circuit design week 1: peripheral circuit design ideas and experience: There is one thing I must admit. When I started designing the peripheral circuit, I encountered many problems in my initial design ideas due to incomplete references. Now I would like to share with yo...; anananjjj DSP and ARM Processors

Why does this circuit report an error when simulated using proteus? Please help: I want to make an adc0809 circuit, but it gives an error....; 2cat MCU

"FPGA Three Kingdoms" (Part 3) Why such a structure - first combine: Why do we need such a structure - combine first, then sequence multiple clock inputs? With the advancement of technology, many people have forgotten many details. Of course, we must also follow a prin...; liumnqti FPGA/CPLD

【Repost】Methods for measuring electromagnetic interference and determining the source of interference: When your product cannot be shipped due to the electromagnetic interference emission intensity exceeding the electromagnetic compatibility standard, or when the system cannot work properly due to elec...; 皇华Ameya360 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components