531FB291M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FB291M000DGR

531FB291M000DGR: DescriptionLVDS Output Clock Oscillator, 291MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FB291M000DGR Overview

LVDS Output Clock Oscillator, 291MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB291M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	291 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Improved multivibrator circuitb

8-channel pulse code modulation circuit

Comparator drives LED

Typical application circuit diagram of MAX688, 689

555 high-power time-controlled voltage regulation circuit

28V, 7A regulated power supply composed of MPC1000

stm8s timer interrupt: After turning on the timer interrupt timing, I plan to set TIMX_IER=0X00 (disable interrupt enable bit) somewhere in the main program. Normally, it will not enter the interrupt and return to the main ...; sang523 stm32/stm8

Circuit Diagram 18-Analysis of the Principle of Power Supply Overcurrent Insurance Circuit: [i=s] This post was last edited by tiankai001 on 2018-2-11 14:16 [/i] [align=left][color=rgb(34, 34, 34)][font="]The overcurrent insurance circuit in the power supply circuit plays an overcurrent prot...; tiankai001 Integrated technical exchanges

MSP430 timing one second capture frequency measurement: Clock setting float count = 0.0; void ClkInit() { char i; BCSCTL1 &= ~XT2OFF; //Turn on XT2 oscillator IFG1&=~OFIFG; //Clear oscillation error flag while((IFG1&OFIFG)!=0) { for(i=0;i<0xff;i++); IFG1&=...; yywangwei Microcontroller MCU

Looking for friends who are willing to be oscilloscope: [font=微软雅黑]Requirements: [/font] [font=微软雅黑] Be familiar with ARM application system development, have experience in FAT file system transplantation, image encoding and decoding, USB communication, an...; soso DIY/Open Source Hardware

About the test problem of wince driver: I used platform builder and CETK that comes with wince to test the driver I just programmed, and then created the main Tux module. Finally, an error occurred when compiling the project: : cannot open ...; lihui19850618 Embedded System

Is TIDSP currently out of stock?: Recently, I often see people looking to buy TI DSPs online, and the prices are shockingly high, rising more than 10 times. Is it because TI's production capacity is insufficient, or is the current mar...; 安_然 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components