531BC428M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BC428M000DG

531BC428M000DG: DescriptionLVDS Output Clock Oscillator, 428MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BC428M000DG Overview

LVDS Output Clock Oscillator, 428MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC428M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	428 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DC voltmeter and ammeter connection circuit

DC converter circuit for servo instrument

Oscillator circuit diagram with frequency multiplication output

Grid frequency detection circuit

555 darkroom exposure switch timer circuit

Three tubes drive three relay circuits in an unstable state

Oxygen Sensor: Is there a good oxygen concentration analyzer? Please recommend one that is commercially available....; @wangjian Sensor

[Tutorial] Getting Started with UART3 on the PX2 Development Board: UART3 is in the left half of this picture (url=http://wiki.chipsparkssssssss.com/cn/index.php/PX2%E5%BC%80%E5%8F%91%E6%9D%BF%E6%8E%A5%E5%8F%A3%E5%9B%BE]http://wiki.chipsparkssssssss.com/cn/index.php/P...; chipspark Integrated technical exchanges

Detailed explanation of xcl and icf files in IAR: [p=26, null, left][size=10.5pt]Linker and linker configuration[/size][/p][p=26, null, left][size=10.5pt] 2.1 EWARM 4.xx linker XLINK and its configuration file .xcl[/size][/p][p=26, null, left][size=1...; wateras1 RF/Wirelessly

[Help]DPF plays the slideshow for an hour and a half and then stops playing. Why?: I tested it on the board, read pictures from the server, and played them as slides on the board. Almost every time, the pictures stopped playing after an hour and a half. The system is WinCE. I search...; xianquan Embedded System

How is the STM32 program [Keil Compiler] so popular? The original address has expired, add a new address.: [url=http://ishare.iask.sina.com.cn/f/13880100.html]http://ishare.iask.sina.com.cn/f/13880100.html[/url] 2 points are required,...; osoon2008 stm32/stm8

Using physical addresses in WinCE6.0 applications: The application requires a fixed piece of memory. I marked it in Config.bib, added MmIOMapSpace and MmIOUnMapSpace and corresponding IOCTL in the driver, and tested it inside the driver. This piece of...; f123 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components