530NA699M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530NA699M000DG

530NA699M000DG: DescriptionLVDS Output Clock Oscillator, 699MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA699M000DG Overview

LVDS Output Clock Oscillator, 699MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA699M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	699 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Low noise ±12V power supply circuit diagram for single-ended 15V input supply

Four-channel BCD code DA converter

Digital frequency juice and universal frequency counter circuit composed of ICM 7216D and ICM7226B respectively

Sawtooth wave oscillator with good linearity

Thermometer circuit

Basic RC bridge oscillator circuit

Use the compiled database file as a connection file to provide to those who need the FPGA module: If you want to keep your design files private for security reasons, you can use the Quartus II database to send someone your full compilation results without sending your source design files. The Quar...; eeleader FPGA/CPLD

EEPROM analysis based on single chip microcomputer: [size=4] In actual applications, the data stored in the MCU RAM will be lost after power failure, and the data stored in the MCU FLASH cannot be changed at will, that is, it cannot be used to record t...; Aguilera Microcontroller MCU

Boss, please give me some technical work!: It looks interesting. I'll forward it. I've been working for more than a year. I've been working day and night, but I've gained a lot. Under the original team leader, I've been able to do projects ind...; qwqwqw2088 Talking about work

Analysis of Kindergarten Network Camera Video Surveillance Solution: In order to let their children receive systematic and scientific education as early as possible, most parents send their children to kindergarten. However, due to the young age of the children, not be...; xyh_521 Industrial Control Electronics

Various usage methods and circuit diagrams of supercapacitors: [i=s]This post was last edited by qwqwqw2088 on 2017-1-18 08:43[/i] 1. Introduction In the previous part, we introduced the structure and features of our supercapacitors (EDLCs) and the comparison wit...; qwqwqw2088 Analogue and Mixed Signal

【Altera SOC Experience Tour】Advantages of SOC in system integration: [i=s]This post was last edited by Xiao Meige on 2015-3-19 17:04[/i] [align=left][size=4][font=楷体,楷体_GB2312][color=#000000]I have always used Altera FPGA devices. In most cases, I used Verilog to write...; 小梅哥 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components