531EB385M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EB385M000DG

531EB385M000DG: DescriptionLVPECL Output Clock Oscillator, 385MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB385M000DG Overview

LVPECL Output Clock Oscillator, 385MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB385M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	385 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit diagram for AC voltage levels

Electronic pulse fishing machine circuit

Simple zero-crossing trigger thermostat circuit

STK0080 power amplifier circuit

12V, 10A regulated power supply composed of LM340K-12

Application circuit of TC9149

Several hardware and embedded software issues: Several hardware and embedded software questions1. In what situations are multipliers used, and what applications will they be used for?2. What are the advantages of dual-power op amps? Many op amps n...; QWE4562009 Discrete Device

[Xingkong board Python programming learning main control board] Use screen color card to control the WS2812B light ring controller: [i=s]This post was last edited by HonestQiao on 2022-11-17 23:02[/i]The Xingkong board has its own screen, and the system's built-in Python is also pre-installed with the dedicated development library...; HonestQiao Embedded System

How to read the PSRR curve when selecting LDO chips: Some people say that the PSRR parameter of LDO has a great influence on the ripple and noise of the output voltage. So, how to consider the PSRR parameter when selecting an LDO, or should we ignore it...; Aguilera Power technology

The small gifts for the Mid-Autumn Festival "State Banquet" event were received: The epidemic has finally been eased, and express delivery can be delivered. This time, I was fortunate to get a one-to-three data cable and a mobile phone cleaner at the Mid-Autumn Festival "State Ban...; 秦天qintian0303 Talking

[Summary] EEWorld invites you to disassemble (sixth issue): disassemble the car wireless charger: Event details: https://bbs.eeworld.com.cn/thread-1214569-1-1.html@Northern Deli Wireless Car Charger 【Teardown of car wireless charger】——Teardown of Deli wireless car charger@landao_gd Xiaomi wireless...; EEWORLD社区 Power technology

Allwinner V853 heterogeneous AI intelligent vision development board evaluation - Compile sample_virvi in eye-mpp: # Compile the sample_virvi example in eye-mpp middleware## `make menuconfig` configure sample_virvi## Use adb push command to copy sample_virvi and sample_virvi.conf to the board directory; ## Modify ...; IC爬虫 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components