530RB840M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RB840M000DG

530RB840M000DG: DescriptionLVPECL Output Clock Oscillator, 840MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB840M000DG Overview

LVPECL Output Clock Oscillator, 840MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB840M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	840 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Correct understanding of power banks

Low voltage dropout and low power consumption three-terminal voltage regulator circuit

SFG-15N1A force sensitive sensor classic circuit

Using LM2579 to form +15V, -15V DC, DC converter circuit diagram

Circuit to obtain narrow pulse (2)

Broadband low noise amplifier circuit

Raspberry Pi PICO keeps reporting the error "Device is busy or does not respond. Your options:": When using thonny IDE to connect to pico, it will show Device is busy or does not respond. Your options:- wait until it completes current work;- use Ctrl+C to interrupt current work;- use Stop/Restart...; 箩灬卟 MicroPython Open Source section

Help: Can't boot normally after changing EBOOT?: I added a GPIO setting in the OEMPlatformInit function of EBOOT, which caused it to not run properly, and the prompt is as follows. It seems that the partition table has been changed. What is the prob...; xiaoyuanhb09 Embedded System

iPhone 8 gets infected without a condom: The iPhone 8 shell is almost identical to the iPhone 7, and the double glass material on the back is the biggest highlight of Apple. However, everything has its pros and cons. The biggest advantage is...; yedaochang Talking

MATLAB and FPGA implementation of digital modulation and demodulation technology - Altera/Verilog version: The MATLAB and FPGA implementation of digital modulation and demodulation technology uses Altera's FPGA device as the development platform, and uses MATLAB and Verilog HDL language as development tool...; arui1999 Download Centre

About stm8 programming: What interrupts does the stm8 keyboard scanning program have? When I used iar before, the tim2 interrupt worked, but after changing to stvd's cxstm8, it doesn't work....; d907814868 stm32/stm8

Can anyone provide me with the pinout information for arm7? I'd be very grateful.: I am simulating arm7 on proteus but I don't understand many pins, for example, what is dbgsel used for? Why is it connected to high level? And rtck? And why are there so many vss and vdd?...; mu03029827 ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components