530MB50M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB50M0000DGR

530MB50M0000DGR: DescriptionLVPECL Output Clock Oscillator, 50MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB50M0000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530MB50M0000DGR	-	-	View	Buy Now

530MB50M0000DGR Overview

LVPECL Output Clock Oscillator, 50MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB50M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	50 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Common anode 8-segment digital tube display circuit diagram

Average calculation circuit

TTL level controlled 5V power supply circuit diagram

Undervoltage dedicated integrated chip MC3X164 series internal circuit block diagram

Y-△ starting circuit using Y-off and △-interval delay

Computer motherboard circuit diagram 820 1_03

I want to know why the universal programmer supports so many chips.: Does anyone have the circuit diagram of the universal programmer and its software description? My email address is linsheng_111@163.com. I am looking for knowledge with high scores. . . . ....; sdsongth Embedded System

Playing with Zynq Serial 42——[ex61] Image Laplacian Sharpening Processing of OV5640 Camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

TI Reading: Designing an isolated I2C bus interface using digital isolators: [i=s]This post was last edited by dontium on 2015-1-23 13:33[/i] This article first briefly introduces the working principle of the I2C bus, and then introduces how to design an isolated I2C interface...; 安_然 Analogue and Mixed Signal

A Method for Measuring Small Resistance: [i=s] This post was last edited by paulhyde on 2014-9-15 03:27 [/i] A method for measuring small resistors...; 奋斗了 Electronics Design Contest

Snake moving in a twisting motion: Most snake games move in a straight line, but HariFun_203_PicoSnake 's snake simulates the real movement of a snake, which is more difficult.MicroPython source code Hackaday's project showcase...; dcexpert MicroPython Open Source section

Toshiba acquires Sony's semiconductor business: Toshiba recently announced that it has agreed to acquire Sony's semiconductor business for $835 million. The acquisition is one of Toshiba's recent strategic moves. It is currently trying to become th...; open82977352 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components