531BB712M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BB712M000DG

531BB712M000DG: DescriptionLVDS Output Clock Oscillator, 712MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB712M000DG Overview

LVDS Output Clock Oscillator, 712MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB712M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	712 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DC stabilized voltage adjustable power supply design and welding component list

TDA7050 power amplifier circuit diagram

Extended three-terminal regulator output current circuit

MC3363 receiving circuit

3V to 6V voltage doubling circuit diagram

555 vegetable sterilization and detoxification machine circuit

Keil seems to have a problem? Please help!: Hello everyone! My keil seems to have a problem. After compiling the program, the output HEX file cannot be opened with mcuisp.exe. It always shows that the opening fails. Have you encountered similar...; weixiao8776 stm32/stm8

About the initialization of END device name: I am debugging the BOOT program recently. The serial port has been debugged, and I hope the BOOT program can support downloading the vxWorks image through the network port. But I encountered a tricky ...; kiney Embedded System

About installing vxworks on vmware. Error loading file: errno = 0x3C Can't load boot file!! appears during startup: I followed this article and configured it step by step. The wfptd software was also configured correctly. The IP address of vxworks was changed to the IP address of my system. After that, I could ping...; yangyun Real-time operating system RTOS

Announcement of Moderator Chip Coin and Physical Gift Rewards in June 2018: [align=left][size=14px][size=3][font=微软雅黑]The list of moderators who received awards in June 2018 is as follows:[/font][/size][/size][/align][align=left][size=14px][size=3][font=微软雅黑] [/font][/size][/...; eric_wang Suggestions & Announcements

Gifts from heaven, EE surprise feedback: [size=4][b][font=新宋体][color=darkgreen]EE Unprofessional Weather Forecast: [/color][/font][/b] [font=新宋体]In the next few days, the weather may be sunny or drizzly or snowy. EEWORLD netizens may sit at ...; okhxyyo Talking

Application of TLC5615 serial digital-to-analog converter in switching power supply: Switching power supply has the advantages of small size, high efficiency, light weight, low noise, etc., and its application is becoming more and more extensive. When we design the battery charger, we...; zbz0529 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components