EEWORLDEEWORLDEEWORLD

Part Number

Search

531SB385M000DG

Description
LVDS Output Clock Oscillator, 385MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SB385M000DG Overview

LVDS Output Clock Oscillator, 385MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SB385M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency385 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
What do powerpc-wrs-vxworks-ar etc. in vxworks mean?
A makefile written for software installation under vxworks_powerpc contains the following sentences: "CCROOT=/net/compiler/gcc_mpt_1.02/bin RANLIB = $(CCROOT)/powerpc-wrs-vxworks-ranlib AR = $(CCROOT)...
qqqyyy10000 Real-time operating system RTOS
I have watched the whole video, it is very good, but I don't know how much it costs. The AUTO tune operation is very simple and intuitive, and the noise floor value...
I have watched the entire video, it is very good, but I don't know what the price is. The AUTO tune operation is very simple and intuitive, the noise floor value is very good, ACPR is very useful for ...
chenwenjun123 Test/Measurement
The programmer who can't afford to be hurt! Chongqing IT man becomes young again after switching to selling fruits
Source website: NetEase Recently, two photos taken in 2011 and 2013 suddenly became popular on the Internet. The former is a man wearing glasses, with dark skin, greasy face and ordinary appearance. T...
szjlj168 Talking
Duty cycle measurement
The 10% square wave signal generated by our FPGA can be directly connected to the instrument for measurement, and a stable waveform can be measured. However, when the generated signal is connected to ...
princess. FPGA/CPLD
Manual layout and routing using PCB design flying wires
Whether the wiring of a printed circuit board can be completed smoothly depends mainly on the layout. Moreover, the higher the density of the wiring, the more important the layout is. Almost every PCB...
ESD技术咨询 PCB Design
Emergency! CCS cannot be accessed due to hardware initialization failure
The system was working fine at first, but when debugging the program, an error message "Unsuccessful hardware initialization" appeared. Then I re-entered CCS, and then a dialog box with the following ...
gxywin DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 503  428  2384  2505  652  11  9  48  51  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号