530AC271M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AC271M000DG

530AC271M000DG: DescriptionLVPECL Output Clock Oscillator, 271MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AC271M000DG Overview

LVPECL Output Clock Oscillator, 271MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC271M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	271 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Differential circuit using mirror current source as load (b)

Thermocouple ISO122 isolation transmitter

Stable square wave-triangular wave generator circuit diagram

Power supply circuit diagram of WYSE VGA-670 multi-frequency color display

Super audio induction heating power supply

Infrared remote control detector

MSP430F5438A cannot burn program: Software: IAR5.3 Lierda U-port emulator (no problem burning MSP430F1611) I have connected the RST pin of the MCU to MAX6814 and also tried to connect it directly to VCC. As a result, the program downl...; haitao Microcontroller MCU

Software Implementation of Serial Data Communication between C2000 Series DSPs: [size=4] Software Design [/size] [size=4] [/size] [size=4] In the system, TMS320C6711 sends the image processing results to TMS320LF2407 by actively sending through McBSP, and the latter receives the ...; Jacktang DSP and ARM Processors

About ADC configuration interrupt being masked?: After configuring ADC, the corresponding interrupt mask flag ADC_IM_MASK is always 1. Does this mean that the interrupt cannot be responded to? For example, after configuring ADC like this: void InitA...; MOAI Microcontroller MCU

Why does P/Invoke AlphaBlend always fail on WinCE 6?: RT. There are always exceptions during runtime, and the exception information is: Other information: Unable to find the entry point "AlphaBlend" in the PInvoke DLL "coredll.dll". I have checked Coredl...; mayingchen Embedded System

Help with the buzzer sound effect issue: [i=s]This post was last edited by zhengyuxin119 on 2014-3-11 12:59[/i] I have a sound effect that I want to play with a buzzer [audio] [url=http://pan.baidu.com/share/link?shareid=3806433411&uk=275494...; zhengyuxin119 Microchip MCU

Some misunderstandings in FPGA learning.zip: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components