531NC467M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NC467M000DGR

531NC467M000DGR: DescriptionLVDS Output Clock Oscillator, 467MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NC467M000DGR Overview

LVDS Output Clock Oscillator, 467MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC467M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	467 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC contactor interface circuit using bidirectional thyristor

Multifunctional zero-switching electronic ballast circuit

Light-controlled thyristor non-self-locking photosensitive relay

JGL-2 type street light automatic controller circuit

Digital load sensing circuit

Adjustable timing on-off automatic switch

[MSP430 Sharing] Design of Infusion Monitoring System Based on Fuzzy Neural Network: With MSP430 MCU as the control core, combined with infusion sensor, electric actuator, LCD display, keyboard, etc., automatic monitoring of the infusion process is realized. Since the infusion system ...; 鑫海宝贝 Microcontroller MCU

Is there anything I need to pay attention to when using P3_7 as a normal pin?: Why is this pin always 0 when I use the emulator to simulate the microcontroller?...; j1a2s3o4n 51mcu

I soldered a 51 board, and all pins except the GND pin are high level. Please help: The program has been tested on other boards and there is no problem. The pins are all connected. Now I am wondering if it is a problem with the crystal oscillator circuit or the reset circuit? The cry...; timfay 51mcu

Modelsim simulation encountered problems: When simulating with modelsim, it prompts error loading design. How to solve it?...; 爱风流 FPGA/CPLD

IBM mobile hard disk problem~! (urgent): Hello everyone, I have an IBM mobile hard disk, which was working fine yesterday. When I plugged it into the computer, I found 3 EXE files, so I deleted them casually. I also deleted the Recycled in t...; jkwzh Embedded System

Timer capture function help: [tr][td]/Clock setting/ void init_MCLK() { uchar i; WDTCTL = WDTPW + WDTHOLD;//Turn off watchdog BCSCTL1&=~ XT2OFF; //msp430f149 selects XT2 frequency do// { IFG1 &= ~OFIFG; // Clear crystal failure f...; WWW.com Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components