530MC903M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MC903M000DGR

530MC903M000DGR: DescriptionLVPECL Output Clock Oscillator, 903MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MC903M000DGR Overview

LVPECL Output Clock Oscillator, 903MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MC903M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	903 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Samsung CE959 microwave oven circuit diagram

Automatically terminate battery charger

4096-bit CCD drive circuit

Light control relay circuit

13V, 2A simple regulated power supply circuit

Symmetrical power amplifier circuit

Question: How to choose a wireless USB network card that can be used as an AP under Linux: I want to choose a wireless network card like this: 1. It has a USB interface; 2. It can be easily configured as an AP under Linux; Is there such a wireless USB network card? Currently, ASUS's WL-167g...; jiangshuai2003 Linux and Android

Paid Services: Use IRF3205 to replace relay outputThe PLC output point controls the solenoid valve coil through a relay, and the relay often breaks down. Now I want to use IRF3205 to drive the solenoid valve coil an...; bagqsfi Analog electronics

Why is ultrasonic ranging unstable?: [if gte mso 9]>Normal07.8 磅02falsefalsefalseMicrosoftInternetExplorer4I am making an automatic following car based on ultrasonic ranging, and I have encountered a tangled problem. Please give me some ...; 382502635 Sensor

[TI's First Low Power Design Competition] About the Data Fluctuation Problem of ADC Collection: [i=s] This post was last edited by qq1042248300 on 2014-10-28 12:02 [/i] [size=5] I just referred to the post of the netizen [[/size][color=#333333][backcolor=rgb(229, 237, 242)][size=5][url=https://h...; qq1042248300 Microcontroller MCU

Is there any Verilog code for implementing frequency multiplication on FPGA?: It is said that it can be implemented using the DCM module inside the FPGA, but I don't know how to do it. Which expert can give me some advice?...; wanggq FPGA/CPLD

EEWORLD University ---- Introduction to SimpleLink WiFi CC32xx Power Management Framework: Introduction to SimpleLink WiFi CC32xx power management framework : https://training.eeworld.com.cn/course/4174...; hi5 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components