531NB16M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB16M0000DG

531NB16M0000DG: DescriptionLVDS Output Clock Oscillator, 16MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB16M0000DG Overview

LVDS Output Clock Oscillator, 16MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB16M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	16 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Humidity indication circuit composed of IH-3605

Darkroom timed exposure circuit 5

Sharp HC2104R color TV standby control circuit schematic diagram

Driving DC motor circuits with AC power

1.5v LCD display circuit

Computer motherboard circuit diagram 815 4_13

MSP430 Study Notes 11: RF2500 Library: I'm a bit busy these days, but I still played around with EZ430-RF2500 when I had time. I looked at the library: I think it's pretty good: First of all, this library can be implemented on any MSP430 m...; ddllxxrr Microcontroller MCU

Implementing a high-radix multiplier in VHDL: High-radix multiplier is also called two's complement two-digit multiplication, which uses the radix-4 Booth algorithm....; k331922164 FPGA/CPLD

Does an unsafe state necessarily lead to a deadlock state?: Will an unsafe state definitely lead to a deadlock? An unsafe state means that there is no safe sequence, so the final result will lead to a deadlock. Is it possible that the current unsafe state will...; 梦幻泡影 Embedded System

[Show sample photos] + I have applied for sample photos many times and they were all successful, and this time is no exception!: [i=s]This post was last edited by Heifeila on 2014-8-18 10:16[/i] During the two years of work, I often thought of TI when doing design. TI's chips can almost meet all current designs in terms of func...; 黑非拉 TI Technology Forum

Basic amplifier problem,: I am a student who has just entered the applied electronics course. This year, I am studying analog electronic technology. The first lesson of the teacher is this diagram. We are required to make this...; 小猫咪 Analog electronics

It's strange, I received a express delivery for no apparent reason.: Here is what happened. Today, I received a message on my phone saying that a courier was coming. I was very confused. I didn’t buy anything and I didn’t know what courier was. . . When the courier arr...; 靠谱的小小帆 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components