EEWORLDEEWORLDEEWORLD

Part Number

Search

530EC632M000DG

Description
LVPECL Output Clock Oscillator, 632MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EC632M000DG Overview

LVPECL Output Clock Oscillator, 632MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC632M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency632 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
WINCE6.0 dynamic driver loading problem
出现如下错误 BUILD: [00:0000000026:PROGC ] Building LIB Pass in D:\WINCE600\PLATFORM\LPC32XX\src\drivers\GPIO\ directory.BUILD: [01:0000000036:PROGC ] Linking D:\WINCE600\platform\LPC32XX\lib\ARMV4I\debug\G...
wuxianwwwwww Embedded System
[Blog reprint] Making the smallest system board of TMS320F28035
[url]http://blog.csdn.net/w471176877/article/details/8261602[/url] [p=26, null, left][color=#000][font=Arial]Although I have a C2000 Launchpad, since 28027 does not have an encoder interface, I still ...
dontium Microcontroller MCU
How to distinguish and identify the red line from the ordinary ground?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:28[/i] As the title says! How can I detect a red line (a few centimeters wide) from a plain cement floor? Camera? Grayscale or color? Can las...
xwluo2011 Electronics Design Contest
Problems that may arise from a commonly used filter circuit
On a FPGA (EP1C06) control board, the following clock circuit is designed to provide the clock: This circuit can normally provide the FPGA with a clock (20MHZ) correctly. However, in some cases, due t...
eeleader FPGA/CPLD
Please tell me
When running Start Simulation, the computer becomes unresponsive when it comes to simulation waveforms....
dean22 FPGA/CPLD
Infrared transmission power is too small
The infrared transmission power is too small, and the receiving end is very weak. I added a 9018 to the original circuit to amplify the transmission current. As a result, it was received, but there wa...
ayuaini99 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1186  660  1750  840  1941  24  14  36  17  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号