531MB638M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MB638M000DG

531MB638M000DG: DescriptionLVPECL Output Clock Oscillator, 638MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB638M000DG Overview

LVPECL Output Clock Oscillator, 638MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB638M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	638 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Voice changing wireless microphone circuit (2)

Basic circuit of proportional frequency discriminator

Rotary encoder circuit

Shengguang 15W electronic ballast circuit

CNC audio oscillator

Annoying, or serial port problem: The printer can receive the data sent by the serial port. Use the printer's Hex Dump to view the hexadecimal number received by the printer to confirm that the printer has received the correct data. B...; lxchina Embedded System

PLC pulse controlled stepper motor: Abstract: This paper introduces the technology of PLC pulse control of stepper motor through examples....; frozenviolet Industrial Control Electronics

6678 single core spi programming steps: 1. Change the cmd of the project to be burned to -stack 0x1000 -heap 0x400MEMORY { //CORE0 DDR3: o = 0x80000000, l = 0x01000000 BOOT_CORE0: o = 0x10800000, l = 0x000000c0 L2: o = 0x108000c0, l = 0x000...; Aguilera DSP and ARM Processors

Looking for hardware personnel who can develop USB drivers and simple hardware: Everyone, I am working on a project and need your participation if you have experience: (1) USB driver development. (2) Ordinary telephone hardware. (3) Location: Shanghai. Experience is required. Sal...; nmylx Embedded System

The SD card was reset successfully, but the initialization failed to receive 00. I hope the moderator can help.: The approximate code is as follows, using the Znfat code. The reset is successful, but the initialization is not. Please help and take a look. #include "STC12C5A32S2.H" #define DELAY_TIME 10 #define T...; _ForNow_ Embedded System

Why do we need to clear to zero first and then assign the value bit by bit? Are there any loopholes in direct assignment?: Why do we first set the TMR0ON bit of T0CON to 0, and then set TMR0ON to 1 at the end? Will there be any loopholes if we directly set T0CON = 0b10001000?...; houtianze1023 Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components