530EB652M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EB652M000BG

530EB652M000BG: DescriptionLVPECL Output Clock Oscillator, 652MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB652M000BG Overview

LVPECL Output Clock Oscillator, 652MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB652M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	652 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Fingerprint recognition car anti-theft system module circuit diagram

Voltage stabilizing circuit with soft start function

Pure Class A Preamplifier

Monostable circuit diagram

Refrigerator protector circuit (1)

Single-phase shaded pole motor reactance speed regulating circuit with indicator light

Teach you how to decrypt software in 3 minutes: Teach you how to decrypt software in 3 minutes Below are some common problems encountered in the process of learning decryption . I will briefly talk about them based on my own experience. These probl...; shuanggao568 Creative Market

OPA2333: [i=s]This post was last edited by dontium on 2015-1-23 13:14[/i]I was recently measuring a resistor using TI's OPA2333 to build a bridge circuit. I wanted to convert its change (10%-0.1%) into a volta...; shushu Analogue and Mixed Signal

The exact definition, characteristics and importance of embedded systems: 嵌入式计算机系统的出现，是现代计算机发展史上的里程碑事件。嵌入式系统诞生于微型计算机时代，与通用计算机的发展道路完全不同，形成了独立的单芯片的技术发展道路。由于嵌入式系统的诞生，现代计算机领域中出现了通用计算机与嵌入式计算机的两大分支。不可兼顾的技术发展道路，形成了两大分支的独立发展道路：通用计算机按照高速、海量的技术发展；嵌入式计算机系统则为满足对象系统嵌入式智能化控制要求发展。由于独立的分工发...; leslie Embedded System

How to choose MOS tube?: [color=#000000][font=Arial,] The most common application of MOS tubes may be the switching elements in power supplies. In addition, they are also very beneficial to power output. Applications such as ...; qwqwqw2088 Energy Infrastructure?

Altium Designer 19 DRC check, it is clearly connected but it still shows Un-Routed Net, and NetAntennae via: Please help me, the software is altium designer19 1 I am clearly connected, but why am I still seeing "Un-Routed Net Constraint: Net xxx Between Pad xxx"?2Net Antennae (Tolerance=0mil) (All)Net Antenn...; oyhprince PCB Design

iTOP3399 development board Debian system settings boot auto-start script: [i=s]This post was last edited by Yaojishanchuan on 2021-3-30 15:01[/i]If you want to run a program at startup, you need to edit the "/etc/rc.local" file on the development board and add the command y...; 遥寄山川 ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components