531UB1390M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UB1390M00DGR

531UB1390M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1390MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UB1390M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1390MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB1390M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1390 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

16-port 50GbE PHY transceiver, do you know it?

Time division multiplexing stereo decoder circuit

Voltage controlled oscillation generator circuit with output signal frequency range 10 to 10kHz

Advertising decorative lights control circuit

Simple NiCd Battery Charger

Six-position mutual reset hand touch switch circuit

How to read the status of gpio: Hello everyone, now we want to read the status of gpio, the initialization statement is: #define STUS2 GpioDataRegs.GPADAT.bit.GPIO26 void Gpio_select1(void) { GpioCtrlRegs.GPAPUD.bit.GPIO26= 0; // En...; wsfen DSP and ARM Processors

Error of PMSM sliding mode observer?: As shown in the figure: When running in sensory mode and running the sliding mode observer at the same time, the correct electrical angle can be obtained, while when using the sliding mode observer + ...; lalala3070156 Motor Drive Control（Motor Control）

The process of WEBENCH design + 12V DC 500 amps LED lighting design: ...; gaoyang9992006 Analogue and Mixed Signal

Crystal pins XIN and XOUT are used as normal I/O: The chip manual describes it as: XIN/P2.6/TA0.1 XOUT/P2.7 How do I configure it for normal I/O?...; zca123 Microcontroller MCU

Please recommend a good digital circuit simulation software: [i=s]This post was last edited by lingking on 2019-6-12 23:21[/i]I feel that the simulation function of Multisium is really bad, and Proteus is not very good either. Sometimes even very simple circuit...; lingking FPGA/CPLD

National Day is coming soon: I wonder how many days you can take off. Let's talk about it. I'll start with: ours is 7 days, from October 1st to 7th....; 凤凰息梧桐 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components