531HC367M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531HC367M000DGR

531HC367M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531HC367M000DGR Overview

CMOS/TTL Output Clock Oscillator, 367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HC367M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	367 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LC filter circuit

X63W universal lifting table milling machine electrical schematic circuit (8) single-phase automatic control traction electromagnet electrical circuit

Proximity alarm circuit diagram

Typical application circuit polarity conversion circuit diagram of LT1111

Voltage controlled current source circuit diagram

810E computer motherboard circuit diagram_20

(Frugal October) My Taobao Shopping Experience: The characteristic of Taobao shopping is that it is one-time and cannot be returned, so "the military is a major matter of state and must be carefully considered" In a word, choose the one with the mo...; ddllxxrr Buy&Sell

Common cathode LED display driver IC MAX7219: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:58 [/i] Common cathode LED display driver IC MAX7219...; feifei Mobile and portable

Jlink can be downloaded but cannot be debugged: When IAR uses JLINK to debug stm32F103 online, the following error appears: Tue Jan 21 21:22:30 2014: Fatal error: Can not read register 15 (R15), CPU may not be halted ; the following warning appears...; xinyong ARM Technology

How to use the FSMC synchronization mode of STM32F103VC?: I would like to ask the moderator if there are any relevant application notes. I can read and write using asynchronous mode, but it will jump to the hardware error interrupt when using synchronous mod...; shouyuxu stm32/stm8

LPC54102 FFT (Fast Fourier Transform) Application Dual Audio Soft Decoding DTMF (Double Tone Multi Freque...: [i=s] This post was last edited by littleshrimp on 2015-4-14 12:16 [/i] [font="][size=10.5pt]LPC54102FFT[/size][/font][font=宋体][size=10.5pt](Fast Fourier Transform)[/size][/font][font="][size=10.5pt] ...; littleshrimp NXP MCU

My thoughts on learning embedded systems: [table=72%,#ffffff][tr][td=1,1,97%][table][tr][td]I keep seeing netizens posting on the forum asking how to get started with learning embedded systems. Personally, I think it depends on personal inter...; 呱呱 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components