530AA21M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA21M0000DG

530AA21M0000DG: DescriptionLVPECL Output Clock Oscillator, 21MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA21M0000DG Overview

LVPECL Output Clock Oscillator, 21MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA21M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	21 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

555 electronic guide speaker circuit diagram for blind people

Electromagnetic vibration table circuit 4

Half-wave rectifier circuit with filter capacitor

Practical current feedback integrated amplifier 03

Lead acid battery charger circuit diagram

Soft switching circuit schematic diagram

ir2184 full bridge inverter circuit: I want to use ir2184 as a driver to control a full-bridge inverter circuit, but I don't know how to use ir2184. Can someone please give me a picture to explain it?...; 朝朝暮暮朝朝 Power technology

How is Tongwei Electronics (Shenzhen) Co., Ltd.? What are the questions in the software engineer written test? Read [1] Reply [0]: How is Tongwei Electronics (Shenzhen) Co., Ltd.? What are the questions in the software engineer written test? I haven't read books for a long time. I really want to work in embedded systems. Please h...; tunersys Embedded System

Many information websites: [url=http://www.mcu51.com/download/digitpdf/45xx/]http://www.mcu51.com/download/digitpdf/45xx/[/url]About 4500 series [url=http://www.mcu51.com/download/digitpdf/74xx/]http://www.mcu51.com/download/di...; 天使疯子 Embedded System

In a single-chip microcomputer system, is it better to use interrupts or program scanning for key detection?: It is often necessary to detect buttons in circuits. In practical experience, do you think it is better to scan buttons regularly in software or to set the GPIO ports related to buttons as interrupts ...; lingking Integrated technical exchanges

Adjusted the three axes of ufun: Acceleration: [X]-278mg Acceleration: [Y]-37mg Acceleration: [Z]985mg Angle: [X]-15.77° Angle: [Y]-2.16° Angle: [Z]89.12°Acceleration: [X]-274mg Acceleration: [Y]-36mg Acceleration: [Z]990mg Angle: [X...; kangkls stm32/stm8

A newbie asked, during the build process under pb4.2, the output window showed "The system cannot find the specified path.": What is the reason? ? Thank you...; qqwweerr Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components