530EC1392M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EC1392M00DG

530EC1392M00DG: DescriptionLVPECL Output Clock Oscillator, 1392MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EC1392M00DG Overview

LVPECL Output Clock Oscillator, 1392MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC1392M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1392 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

New micropower low dropout voltage regulator application circuit 06

Programmable current source circuit diagram

Simple refrigerator protector circuit

555 simple printing and placing exposure timer circuit

Multi-channel phase shift signal generator circuit

Modulation circuit and demodulation circuit

Simple but you may not understand the JTAG interface: JTAG interface1JTAG (Joint Test Action Group) is an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Most advanced devices now support the JTAG pro...; ming1005 DSP and ARM Processors

What are the functions of InitLDI_LTV350 and Write_LDI_LTV350 in main.c in eboot?: SMDK2450 FMD version: Code in InitDisplay: [code] #elif (BSP_TYPE == BSP_SMDK2450) void Delay(void) { volatile int i; for(i=0; i MISCCR |= (1GPCUDP = 0xFFFFFFFF; s2450IOP-> GPCCON = 0xAAAAAAAAA; s2450...; 穆特兰舍 Embedded System

Ask a question about transformers~: 1. The voltage ratio of the transformer is 5:4, but the output voltage is far from this value when applied. The actual output voltage is about 20V lower than the theoretical value. For example: I inpu...; husthxh Power technology

How does a mechanic who loves running set a running schedule?: [size=4][b]Pain is inevitable. Suffering is optional.[/b]Pain is inevitable, but suffering is optional. This is a quote from the writer Haruki Murakami in "What I Talk About When I Run". As a runner, ...; mzb2012 Talking

xilinx usb download cable: Xilinx platform cable usb (Xilinx download cable) 1. Target device VCC is compatible with 1.5V--5V 2. All Xilinx devices can be configured 3. Support iMPACT and ChipScope 4. Support JTAG and Slave Ser...; guowangguo Embedded System

USB driver issues: I want to use the built-in USB device on the PXA270 board, which involves the driver structure USBFNUSBD|HCD. If I want to use an external USB device, I need to involve the USB ROOT HUB driver. Where ...; chokee Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components