550KCFREQBGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550KCFREQBGR

550KCFREQBGR: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size691KB，45 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550KCFREQBGR Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6

550KCFREQBGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; OUTPUT ENABLE; TAPE AND REEL
Maximum control voltage	1.8 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	75 ppm
frequency stability	50%
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Multifunctional conductivity test circuit

Ohmmeter circuit with linear scale

Protection circuit for DC electric excitation circuit_1

Anti-theft and anti-robbery high-voltage package circuit diagram

0～30V﹑3A stable current and voltage power supply circuit

Single-phase motor winding tap L-2 connection three-speed circuit

What do the register bits mean?: What do the bits of 8-bit, 16-bit, and 32-bit registers mean?...; 1157421908 MCU

Beginner's guide to low-level modeling techniques: I would like to share with you some of my learning materials for getting started...; 织染 FPGA/CPLD

Isolated power supply topology (transformer introduced Buck and Boot topology): Isolated power supply topology (transformer introduced Buck and Boot topology)There is no direct electrical connection between the input circuit and the output circuit of the power supply. The input a...; okhxyyo Power technology

Can the parameters in Verilog not be integrated into the hardware circuit and can only be used in simulation?: Are the parameters in Verilog not synthesized into hardware circuits and can only be used in simulation?For example, parameter clkdivider = 25000000/440/2 in the figure;After downloading to the chip, ...; wzyuliyang FPGA/CPLD

Automotive electronics related, DC motors, etc.: I used to work in switching power supplies, and just joined a small company, working on automotive electronics, DC motors, etc. I don't know what to learn or how to start. Is there anyone who can give...; tad_he Automotive Electronics

Driver problem, please help!: What driver chip is suitable for the MOS tube S3 in the topology below? Is TC4420 OK?...; 我的眼里只有PCB PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components