530VC60M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530VC60M0000DGR

530VC60M0000DGR: DescriptionCMOS Output Clock Oscillator, 60MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VC60M0000DGR Overview

CMOS Output Clock Oscillator, 60MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VC60M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Function generator switch-on circuit

Circuit diagram b for CB950 control terminal application

Three types of synchronous switch circuit diagrams

1.5v LED flash circuit

TTL crystal calibrator

Computer motherboard circuit diagram 440BX_24

100 points: a question about a program flow: Please help me [color=#FF0000] single-step tracking [/color] the following program #include "stdafx.h" #include#includeusing namespace std; #define THREAD_NUM 5 HANDLE g_Event; HANDLE event[THREAD_NUM...; 99186329 Embedded System

TI Integrated USB Charging Port Power Switch: TI's newest power management device, the TPS2540, supports a wide range of USB charging modes worldwide, including the upcoming Battery Charging 1.2 draft specification, Chinese and European regulator...; qwqwqw2088 Analogue and Mixed Signal

Calculation of stack usage in C2000 DSP: I am working on power electronics software. Generally, there is not much code in this line, and it often takes several months to adjust a few lines of code, such as grid-connected algorithms and H-bri...; Jacktang Microcontroller MCU

[GD32F350 Urban Youth Home Security Guard] Second post project introduction and specific implementation plan: [i=s] This post was last edited by a media student on 2018-9-2 23:17 [/i] [align=center][size=4][b]【GD32F350 Urban Youth Family Security Guard】Second Post Project Introduction and Specific Implementat...; 传媒学子 GD32 MCU

Why is the STM8L151 DA output linearity not good?: [size=14px]I've been using STM8L151K4T6 recently. I found that the linearity is not good when using DA. I tested three circuit boards and the data is shown in the screenshot. [/size][img=666,0]http://...; liyancao001 stm32/stm8

The player cannot accurately locate the playback position in wince5.0: First, let me explain the meaning of the title in detail. My player runs in wince5.0. I have written various players, some use WMP, some use TCPMP, and some use DSHOW. There is always such a situation...; 02022409 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components