531WA1411M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531WA1411M00DGR

531WA1411M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1411MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA1411M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1411MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA1411M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1411 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

NE555PWM pulse width modulation circuit

Dual remote control circuit b

Primary Side Control PWM Controller Application Circuit

Frequency and volume controllable telephone ring detector circuit diagram

Optoelectronic active target circuit

Phase sequence detection and phase failure protector circuit

Recruitment, Nanjing: Recruitment, Nanjing ZTE. Programming under VxWorks. Three years of work experience for undergraduates, one year of work experience for postgraduates. If interested, please send your resume to helenhl...; tudi Embedded System

Electromagnetic compatibility system design for broadband VHF radar: Abstract: The electromagnetic compatibility of the broadband, multi-frequency, dual-system VHF radar system and the environmental electromagnetic compatibility with external civilian frequency resourc...; JasonYoo Test/Measurement

Questions about J-Link: Today I am using Keil V4.6. When I was setting up J-Link after power on, there was a prompt to upgrade, but I ignored it and just clicked on it. After that, the following situation appeared during the...; 烟波钓徒 stm32/stm8

PCB High-Speed Design Guidelines: See if it helps you guys....; kechenwei PCB Design

fpga problem help: [align=center]:) I am a novice, a novice in FPGA. I have a project on hand, which is a system to display the height, but the height sensor outputs a frequency signal, as shown in the figure below[alig...; ccs4 FPGA/CPLD

Ask about MSP430F449 ADC power consumption: I use MSP430F449 to collect 1 channel NTC and CPU power supply voltage, using serial channel multiple conversion mode and AD interrupt sampling. The power consumption of AD is about 0.5mA. Is there an...; myzhlzhang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components