530PA97M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530PA97M0000BG

530PA97M0000BG: DescriptionCMOS Output Clock Oscillator, 97MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530PA97M0000BG Overview

CMOS Output Clock Oscillator, 97MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530PA97M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	97 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

FTL-3032 integrated tuner-demodulator internal structure block diagram

Convenient universal time controller circuit

TDA7241 audio IC circuit diagram

Basic block diagram of delta conversion UPS

How to read circuit diagrams. Recommended resources: 2. Essential for electronic engineers: Nine major system circuit diagrams: [i=s]This post was last edited by tiankai001 on 2015-7-23 22:29[/i] [align=center][size=5]How to read circuit diagrams: Recommended resources 2. [/size][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235...; tiankai001 Download Centre

Remote upgrade based on LM3S+TFTP+bootloader program: I am currently working on a remote upgrade based on LM3S+TFTP+bootloader. I am a novice and don't know how to start. Please help me. If you have done this before, please tell me your thoughts or share...; zhangjinhua237 Microcontroller MCU

A letter to MM about learning Linux: This is a word document reorganized by a good person. The copyright belongs to the original author. I have made appropriate modifications to some parts due to typos or other reasons. Please refer to t...; 小瑞 Linux and Android

Wince memory system doubts.: When I run my program in CE, many non-modal dialog boxes are generated internally with different operations. After the operation is completed, the memory is recycled and destroyed. I am sure that I ha...; wanglq2005 Embedded System

Could any expert give me some advice? When I use VS2005 to develop a CE program, when I access the SQLSERVER database, no data is displayed on the emulator, but it is displayed when I preview it in the designer. I don't know why?: Could any expert give me some advice? When I use VS2005 to develop a CE program, when I access the SQLSERVER database, no data is displayed on the emulator, but it is displayed when I preview it in th...; rainword Embedded System

CS8900A driver development without OS: Dear experts, how should I develop the driver for cs8900a without OS? What are the steps or relevant information? There is a driver for LINUX, but it uses many LINUX mechanisms. Now I want to develop ...; davidzjq Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components