531RB1387M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RB1387M00DGR

531RB1387M00DGR: DescriptionLVPECL Output Clock Oscillator, 1387MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB1387M00DGR Overview

LVPECL Output Clock Oscillator, 1387MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB1387M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1387 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Indoor unit microprocessor communication interface circuit

RC circuit diagram for detecting phase sequence reversal

Making anemometer circuit using frequency-voltage converter

Thermistor temperature data acquisition circuit

555 touch mode 10-level automatic volume adjuster circuit

Staircase wave oscillator composed of current mode op amp

Found a good way to disassemble LQFP...: Last time a friend asked me how to disassemble LQFP, and after much discussion, we found that it is really difficult to do without a heat gun... Or two people would have to use four soldering irons to...; anqi90 DIY/Open Source Hardware

Experts please come in!!! Dual power supply working, when the main power supply is disconnected, the backup power supply works?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i]:) I've been busy with dual power supplies recently, but I'm a little confused. For example, for a laptop, when the computer is fully c...; lin861296825 Electronics Design Contest

Problem starting wince from eboot?: After starting EBOOT, press L to start wince normally. The serial port output is as follows: Microsoft Windows CE Ethernet Bootloader Common Library Version 1.0 Built Mar 13 2003 23:08:10 Microsoft Wi...; 5133858 Embedded System

Allegro sets groups to be equal in length: When using Allegro to set the SRAM group to be equal in length, the following problem occurs: PinPair creation fails. How can I solve this problem?...; dongsy2012 PCB Design

Analyze the relationship between J-link hardware, firmware, and drivers: J-Link is a commonly used ARM debugger in the field of embedded development. Beginners are not very clear about the relationship between J-Link hardware version, J-Link driver and J-Link firmware. Her...; MamoYU MCU

Football robot graduation project, please help me: Requirements: 1. Realize the mechanism design and circuit design of the soccer robot body ; 2. Complete the wireless communication control between the soccer robot and the monitoring computer; 3. Use ...; mirasy Robotics Development

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components