EEWORLDEEWORLDEEWORLD

Part Number

Search

531QA1237M00DG

Description
CMOS/TTL Output Clock Oscillator, 1237MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QA1237M00DG Overview

CMOS/TTL Output Clock Oscillator, 1237MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QA1237M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1237 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
pxa270 debugging issues
I use H-JTAG to debug eboot, but it always gets stuck when running the statements for mmu and cache operations in AXD. However, I can pass the test by downloading eboot to sram and running it directly...
jw5200 Embedded System
ADI Award-winning Live Broadcast: Things about Inertial MEMS Applications
ADI Award-winning Live Broadcast: Things about Inertial MEMS ApplicationsClick to register Live broadcast time: October 21, 2020, 10:00-11:30 am Live Topic: Inertial MEMS Applications Live broadcast c...
dancerzj Sensor
Getting Started with the FRDM-KW41Z - GPIO Input
[i=s]This post was last edited by dql2016 on 2017-5-25 16:38[/i] The KW41Z library is really confusing. I am not familiar with it. It took me a long time to finally get it OK. First, define two struct...
dql2016 NXP MCU
Permanent magnet synchronous motor starting problem
I'm using 28335 to control a permanent magnet synchronous motor. When I run build 1 and build 2, the motor starts vibrating. I'd like to ask the experts what the reason is. Is it because the initial p...
你及我上半大去 Microcontroller MCU
Double T notch filter s-domain calculation analysis (pure manual calculation, engineering version!)
[font=微软雅黑][size=3] New progress in ufun simulation: Ufun author Zhang Daxia's handwritten parchment book, purely handmade, rough art and noble virtue:victory:[/size][/font] [font=微软雅黑][size=3]{:1_102...
nmg stm32/stm8
A must-read for those who draw boards: How to design circuit boards that meet electromagnetic compatibility requirements
The importance of electromagnetic compatibility needs no further explanation. This book is a translation of the classic "Printed Circuit Board Design Techniques for EMC Compliance". It is in tradition...
shoreway PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2085  516  2383  1990  1750  42  11  48  41  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号