EEWORLDEEWORLDEEWORLD

Part Number

Search

530FA662M000DG

Description
LVDS Output Clock Oscillator, 662MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530FA662M000DG Overview

LVDS Output Clock Oscillator, 662MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA662M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency662 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LCD1602 backlight has no effect
[font=微软雅黑][size=5]I need help from you guys. My development board is EP2C8Q208C8. I learned verylog. The store only gave me a vhdl version of the experimental routine, so I used my classmate's progra...
renee FPGA/CPLD
Please ask a question
Try to write out the data structure of the following figure in big-endian and little-endian machines. In the figure below, a and b occupy 4 bits in length. 0 0 1 2 3 4 5 6 7 +-+-+-+-+-+-+-+-+ | | | | ...
mooddog Embedded System
Could you please tell me what this code means?
This code was given to me by my teacher. It was written in the bulkloop framework using keil uvision2 software. void DA5384(unsigned char indata) { unsigned char i; unsigned int mydata; unsigned int d...
hlw0510940108 Embedded System
The weather is too hot to run.
The sun is shining brightly at 8 o'clock. If I keep running like this, I will feel like I'm in Africa. So, starting from tomorrow morning, I will go to Beihang Green Park to jump rope. I have been nea...
soso Talking
The formation of GAP and memory control issues (single chip microcomputer) attached map file
#includebit b1,b2; bdata char bx,by; xdata char zz; pdata char buf[100]; void main (void) { { b1=0; b2=1; bx=12; by=26; while (1) P5 =P4; } /**************************Part of the MAP file: LINK MAP OF...
0442323 Embedded System
Can someone explain a low pass filter example? I don't understand the question mark!
This section uses an example to illustrate the method of converting a C program from floating point to fixed point. This is a C language program that performs low-pass filtering on a speech signal (0....
wdwxn Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2279  334  1771  390  1152  46  7  36  8  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号