EEWORLDEEWORLDEEWORLD

Part Number

Search

530FB816M000DG

Description
LVDS Output Clock Oscillator, 816MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530FB816M000DG Overview

LVDS Output Clock Oscillator, 816MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB816M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency816 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Recruiting entrepreneurial partners for wireless communication, 2.4G, wifi module, and Bluetooth module development
Hello experts, I am a sales worker engaged in wireless communication solutions and products. I have a large number of customer resources in wireless remote control products. Based on the principle of ...
kendybusiness RF/Wirelessly
Comparison of QR code recognition solutions for STM32, GD32, and AT32
Compare the two-dimensional code recognition solutions of STM32, GD32, and AT32 to provide a reference for developers of two-dimensional code recognition products.Attached is the source code of variou...
super_star Domestic Chip Exchange
DC stabilized power supply multisim simulation
(1) ... 1. Voltage regulation rate ≤0.2% (input voltage 220V variation range +15% to -20%, no load to full load) 2. Load regulation rate ≤1% (at the lowest input voltage, full load) 3. Ripple voltage ...
yangwenwen Electronics Design Contest
IC Design
IC Design Category: VLSI Manager Sr.ASIC Design Engineer Sr. Layout Engineer IC Video Process Engineer Sr. Digital Design Engineer Sr. Analog IC Design Engineer Senior RF IC Designer Sr.Validation Eng...
EmilyDuan Talking about work
Microcontroller programming problems
How to add a function in the following program when programming with stm12A5c60s2 chip, convert the collected voltage into digital signal, set the signal range to drive the motor forward and reverse #...
wzzzll 51mcu
51 Programmer electronic components and other sundries
Eleventh, I cleaned up my own junk. It would be a pity to throw it away, but I had no place to put it, so I took out some of it and sold it to buyers and giveaways.I still have a bunch of them left, a...
我是坦克 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 39  1733  2606  84  1844  1  35  53  2  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号