530FC33M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FC33M0000DG

530FC33M0000DG: DescriptionLVDS Output Clock Oscillator, 33MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC33M0000DG Overview

LVDS Output Clock Oscillator, 33MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC33M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	33 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High power switching power supply circuit diagram (PM4020A)

CW61100E/CW61125E ordinary lathe electrical schematic circuit

High voltage power grid automatic control security circuit

Circuit diagram of self-made alarm device for preventing communication cable theft cutting

CA3080 variable gain amplifier circuit

a watchdog circuit

Analysis and Measurement of Intrinsic Noise in Operational Amplifier Circuits: Analysis and measurement of inherent noise in operational amplifier circuits from TI...; 安_然 Test/Measurement

The 800A igbt is gone from us in an instant.: Yesterday, we conducted a high current whole machine experiment. When we powered on for the first time, the current reached 80A, and the protection circuit detected an IGBT alarm signal. We powered of...; eeleader Industrial Control Electronics

【Summer Cool Learning】 Learn to use triodes: [font=Times New Roman][color=#000000][One][/color][/font][font=Times New Roman][color=#000000] Brief Description[/color][/font] [font=Times New Roman][color=#000000] [/color][/font][align=left][color=...; dontium Integrated technical exchanges

TI Sensor Menu helps you sense the world - download and get gifts!: [size=5][color=#ff0000]Event details>>[/color][url=https://www.eeworld.com.cn/huodong/Sensor_Menu_201606/]TI Sensor Menu helps sense the world - download and get gifts! [/url][/size] [size=5][color=#f...; EEWORLD社区 Analogue and Mixed Signal

M0 chip, who can give an example of a tim1 timer sending a double pulse: The first pulse is about 20us, the second one is 30us, and the interval is 10us...; 越狱兔哥哥 stm32/stm8

The same BSP, but my computer can't generate eboot.nb0: As the title says, two people in the company develop drivers. We use the same BSP. His computer can generate eboot.nb0 but mine can't. I compared all the files and PB configurations, and they are all ...; skdarkness Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components