530UA911M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530UA911M000DG

530UA911M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 911MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UA911M000DG Overview

CMOS/TTL Output Clock Oscillator, 911MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UA911M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	911 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Light emitting diode display circuit 2a

Stereo power amplifier output circuit using TDA2004 02

Photography flash circuit

Constant voltage nickel-cadmium battery charger

Textile machine automatic control circuit

Wireless microphone circuit

Serial: Lin Xiyi's AVR study notes collection: [b][color=blue]AVR Learning Notes 1: 8 LED Lighting Modes (ICC)[/color][/b] 1. Program Structure[align=left][url=http://download.ourdev.cn/bbs_upload247021/files_23/ourdev_516611.jpg][img]http://cache...; linxiyiran Microchip MCU

[My relationship with TI] + We have always had deep feelings, but our fate is shallow: Haha, the title borrowed the classic lines from the recently popular "Why Sheng Xiaomo", but it is also suitable to describe my past with TI. I really like TI, but the fate between me and it is only m...; 微斯人 TI Technology Forum

Renesas R7F0C80212 Kit Trial - Environment Construction: [size=5] At the end of July, I learned that I had obtained the trial qualification of Renesas MCU, and I was full of expectations. Finally, I got this development kit in early August. First of all, le...; sinde Renesas Electronics MCUs

Beginner's question about image processing and motor control: [i=s] This post was last edited by dontium on 2015-1-23 13:25 [/i] I want to build a system that uses a dm64X to process the video images obtained from the CCD, and then controls the motor operation b...; 随便 Analogue and Mixed Signal

How to configure the network attribute nwkMaxChildren?: I am working on a ZigBee application with a star network structure. Currently, the coordinator can only connect to 14 terminals. I found the network attribute nwkMaxChildren through online and book re...; 真求学者 RF/Wirelessly

Please comment on where you eat.: [b]I have been working in Xinzuo and Yinzuo for almost three years. Sometimes I feel like throwing up when I hear the name of a dish, but I still pick up the phone and order the dish. I believe everyo...; gina Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components