EEWORLDEEWORLDEEWORLD

Part Number

Search

531HC621M000DG

Description
CMOS/TTL Output Clock Oscillator, 621MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531HC621M000DG Overview

CMOS/TTL Output Clock Oscillator, 621MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HC621M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency621 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
The most comprehensive antenna solutions for 5G scenarios (Part 2)
5G Antenna Solution for Tunnel Scenarios 4.1 New leaky cable High-speed rail and subway tunnels are small and closed, with severe multipath reflection. Traditional 13/8 leaky cables do not support fre...
石榴姐 RF/Wirelessly
3G economy is becoming less profitable
Entering the era of network convergence, the era of traditional telecom operators dominating the communications industry will be gone forever, and 3G operations are no exception.   The Economist asked...
jgk RF/Wirelessly
Design of reversing radar and reversing image based on RL78/G14
[color=#000][font=Helvetica, Arial, sans-serif]R87/G14 has powerful performance and rich on-chip resources. Using it as the main control of the reversing system can save a lot of extra chips, save spa...
alex120 Renesas Electronics MCUs
vhdl clock divider problem
0; clk_bit<='0'; begin process(clk_in,reset) begin if(reset='1') then clk_cnt<="0000"; clk_bit<='0'; elsif rising_edge(clk_in) then if (clk_cnt=4) then clk_cnt<="0000"; clk_bit<=not clk_bit; else clk_...
bblfeng Embedded System
The header file of the ccs project cannot be found! What's going on?
Question: I added the header file using the "scan all file dependencies" method, and the "include" of the current project already shows the "board.h" header file. However, when I "build all", it shows...
zqs0001 DSP and ARM Processors
Ultra-wide input isolated regulated switching power supply based on TOPSwitch
Abstract: The structure and working principle of the monolithic switching power supply chip TOPSwitch are introduced, a complete application circuit example of an ultra-wide input isolated regulated s...
zbz0529 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1251  1521  2121  1994  1999  26  31  43  41  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号