531JA128M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531JA128M000DGR

531JA128M000DGR: DescriptionCMOS Output Clock Oscillator, 128MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JA128M000DGR Overview

CMOS Output Clock Oscillator, 128MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JA128M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	128 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Operation process of power sensor

About the three-phase power grid measurement interface circuit diagram

Dynamic constant current load for testing fuel cell batteries

Pulse generator using two complementary transistors

555 simulated natural wind circuit (3)

Three motors start sequentially and stop circuit in reverse sequence

ModelSim ** Warning: (vsim-3016) The problem cannot be solved: I am a beginner and want to design an FFT module, which involves pipeline, so I added a clock pin to lpm_mult. However, when I use ModelSim to simulate, the following warning is generated, and the wav...; perphi83 FPGA/CPLD

About the optimization problem of Xilinx ISE: A few days ago, I adjusted an algorithm, which used shifting for multiplication and made a mistake. I used chipscope to observe and found that the FPGA optimized the first bit of the signal I defined....; eeleader-mcu FPGA/CPLD

The pin level change interrupt PCINT8 does not work. I have tried many methods.: ATMEGA169 pin interrupts don't work! Strongly question ATMEGA169PA! [[i] This post was last edited by gh131413 on 2013-12-9 15:45 [/i]]...; gh131413 Microchip MCU

I need a cracked version of CodeWarrior for HCS08: Does anyone have a confirmed version of CodeWarrior for hcs08? Could you please send it to my email? yby227@163.com Thank you very much...; chunxilu1979 Embedded System

Electric actuator problem. Please teach me: The electric actuator, I gave a signal of 20%. Or more. But the feedback sometimes does not move. After I went to the site to manually debug, the feedback can move again. Is it a problem with the posi...; eeleader Industrial Control Electronics

Could you please help me find the error when compiling u-boot?: 前提是我拿别人的交叉编译工具. root@localhost u-boot-1.1.6]# export PATH=/ning/2.95.3/bin:$PATH[root@localhost u-boot-1.1.6]# make B2_configConfiguring for B2 board...[root@localhost u-boot-1.1.6]# makefor dir in to...; ailikelhl Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components