531QA728M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531QA728M000DG

531QA728M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 728MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QA728M000DG Overview

CMOS/TTL Output Clock Oscillator, 728MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QA728M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	728 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The fourth Y-△ step-down starting circuit with arc flashover short circuit protection function

Improved single-shot timing circuit composed of 2 PUT lamps

Voltage source three-phase inverter structure circuit diagram

Ultrasonic parking space detection circuit

Single tube quartz crystal oscillator

Computer motherboard circuit diagram 810 2_12

Introducing the multi-device C2000 programmer C2000-GANG: The C2000 Gang Programmer is a C2000 device programmer that can program up to eight identical C2000 devices simultaneously. The C2000 Gang Programmer connects to a host PC using a standard RS-232 or U...; 灞波儿奔 Microcontroller MCU

Let me tell you, VGA and LCD TVs are valuable because they are real: :lol 1. VGA is an analog signal for the three primary color signals, not a digital signal. But you can also use digital signals to form colors. Digital signals are analog voltages. 2. The liquid cryst...; sadlife1000 Talking

【Video Download】Learn CPLD Tutorial in 10 Days: [i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i][size=4]The following is the download link of Nanodisk. If you haven't installed Nanorobot, please install one first. [/size] [size=4]D...; open82977352 Robotics Development

Could any brother please help me translate the English words, thank you!: RTX51 Tiny performs [b]cooperative task switching [/b](each task calls an operating system routine) and round-robin task switching (each task runs for a fixed amount of time before the operating syste...; 78900 Embedded System

Principles and Applications of FPGA and Specialized DSP: [size=4]An FIR filter (Figure 1) stores a series of n data elements, each delayed by one additional cycle. Typically, these data elements are called branches. Each branch is multiplied by a coefficien...; Aguilera DSP and ARM Processors

----- Win CE operation problem---------: I installed Microsoft eMbedded Visual Tools in Windows XP, including eva3.0 evb3.0 Microsoft Windows SDK for Smartphone 2002. When I run the program, the Pocket PC 2002 interface shows a message "time...; rock_17 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components