EEWORLDEEWORLDEEWORLD

Part Number

Search

530RC1372M00DG

Description
LVPECL Output Clock Oscillator, 1372MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530RC1372M00DG Overview

LVPECL Output Clock Oscillator, 1372MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC1372M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1372 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Sharing the process of WEBENCH design + 6 series and 1 parallel LED power supply design
Open WEBENCH, select LED power design, and enter the LED power design interface.Select the LED to be used and enter the design parameters. Here I use 12-24V input and select 6 series and 1 parallel. T...
闲云潭影 Analogue and Mixed Signal
[HC32F460 Development Board Review] 06. Simulate I2C to implement OLED display
The HC32F460 development board is equipped with a 0.91-inch OLED LCD display with a resolution of 128*32 pixels. The communication interface of OLED is I2C, and SCL and SDA are connected to the two po...
xld0932 Domestic Chip Exchange
AT91SAM9261 multi-purpose Boot source program sharing
AT91SAM9261 multi-purpose Boot source program sharing[size=12pt][font=Times New Roman][font=宋体]Inbede Technology designed a multi-purpose BOOT program code when developing SBC9261, and shared it with ...
szarm9工控 Embedded System
Please tell me how to package the bitstream and software core code into one file in Xinlinx ISE
I read the tutorials online, and most of them show how to burn the program into the FPGA's FLASH online. I would like to use the tool to generate a file that can be burned into the FLASH based on my o...
littleshrimp FPGA/CPLD
If I buy an evaluation board for $199 on TI estore, do I need to pay customs duties?
My tutor asked me to buy a TI evaluation board. This board is priced at $199 on TI estore and supports Alipay payment. If I pay, will there be a tariff later? If so, how much will it be? Can anyone wi...
anning865 TI Technology Forum
Call for wireless engineers: What is the biggest problem you are facing in your current design?
[size=5]Engineers who are currently working on wireless or are about to work on wireless, [color=Blue]please post a list of the biggest problems you encounter in wireless design? What kind of support ...
soso RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1704  2327  2776  1742  2887  35  47  56  36  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号