EEWORLDEEWORLDEEWORLD

Part Number

Search

531HC1100M00DG

Description
CMOS/TTL Output Clock Oscillator, 1100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531HC1100M00DG Overview

CMOS/TTL Output Clock Oscillator, 1100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HC1100M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1100 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Purely handmade small high temperature DC DC switching power supply
[i=s]This post was last edited by heyidisk on 2015-12-16 22:28[/i] [align=left][b][font=宋体][size=18pt]Purely handmade and can work up to[/size][/font][/b][b][font=宋体][size=18pt]-50[/size][/font][/b][b...
heyidisk Power technology
After fatfs creates txt and writes data, the txt file prompts an open error
[backcolor=rgb(239, 245, 249)]As the title says, when using fatfs, creating a txt file is normal. [/backcolor] [backcolor=rgb(239, 245, 249)]Now when writing data into it, the data can be written norm...
xinjitmzy MCU
orCAD library builder cannot generate package files and cannot call allegro
[size=14px]After clicking Allegro Export, nothing happens, [/size][size=14px] and [/size][size=14px] Allegro will not be called automatically. [/size][size=14px]After clicking Release to Allegro, the ...
daweijms PCB Design
Embedded Linux Driver Training
1. Course Introduction Embedded Linux drivers have become a hot topic in embedded development, because drivers are responsible for the ability to operate the increasingly complex hardware of embedded ...
yhy_042 Linux and Android
CPU architecture, open source architecture and architecture authorization, let me talk about it
Computer instructions are classified based on the length of the instruction set: RISC (Reduced Instruction Set Computing) and CISC (Complex Instruction Set Computer).Typically, 99.99% of the CPUs in m...
fish001 DSP and ARM Processors
MSP430 series chip manual
I'm studying the msp430 chip recently. Here is the information I collected to share with you....
inkcler MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 750  658  1734  2466  746  16  14  35  50  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号