530FA1032M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FA1032M00DG

530FA1032M00DG: DescriptionLVDS Output Clock Oscillator, 1032MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA1032M00DG Overview

LVDS Output Clock Oscillator, 1032MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA1032M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1032 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Working principle diagram of bidirectional thyristor trigger circuit

Two automatic light circuits for TVs

Improved application circuit of "Kubata type" regulated power supply

Printed board connection tester circuit diagram

Mains power supply delay automatic extinguishing touch switch

Full-duplex optical RS-232 connector

What kind of transistor is the IR2136 driving the IGBT? (with pictures): I want to DIY a simple inverter. I disassembled a domestic inverter used by my company (it seems to have the least repairs).I described the circuit of using IR2136 to drive IGBT tubes, but I don’t und...; wanghong stm32/stm8

Hardware debugging: Dear teachers and experts: I have read the FAQ, but there is no specific explanation of debugging. When debugging DSP, what is the most critical signal? What kind of waveform should it be? What kind o...; slf1986 Analogue and Mixed Signal

Please come in, my savior, about 51MCU, ROM, EA issues: 51MCU. When using the compiler to load the HEX program file into the MCU ROM, should it be placed in the MCU's internal memory or external memory? Also, why can the MCU minimum system still work when ...; melon_1 51mcu

USB development under Linux: USB development under Linux...; njlianjian MCU

"ADI Analog University" Basic Theory and Application of Mixers (2014.3.4): [size=5][color=#0000ff]「ADI Analog University」Basic Theory and Application of Mixers (2014.3.4) [font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans-serif...; chen8710 ADI Reference Circuit

I just drew a 51 development board using AD. Please give me more comments! ! ! !: [local]3[/local]I spent two days drawing a development board. I drew it by looking at other people's schematics. I used AD. If you find any shortcomings, please tell me more so that we can learn from ...; laidawang PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components