550FC100M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550FC100M000BG

550FC100M000BG: DescriptionLVDS Output Clock Oscillator, 100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550FC100M000BG Overview

LVDS Output Clock Oscillator, 100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550FC100M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	125 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	100 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Solar flasher principle circuit

Basic application circuit diagram of CB950

AM zero beat receiver

Two-digit code lock

An Okma air conditioner remote control circuit (SH66P51)

DT860 type 3 1/2 digit automatic range digital multimeter circuit

Is there something wrong with the UART configuration?: [size=6]Heroes, brothers, I refer to Zhou Gong's TinyM0 routine, why can't the UART project communicate, but ISP can program HEX files. I uploaded the project, please help me take a look. The question...; dxf17043206 NXP MCU

How to use ARM7 serial port to call GPRS?: I have an ARM-7 development board with a CD that contains the 44b0test test program and a GPRS module. How can I modify the program so that I can send data to a specified IP via a serial port call GPR...; niuhaibing ARM Technology

Circuit design for charging and discharging dual NiMH batteries: What I am working on now is a digital display device, which uses a 12864 screen and an operating voltage between 4.5V and 5V. The circuit is very simple, controlled by a single-chip microcomputer and ...; ena DIY/Open Source Hardware

FPGA and DSP communication issues: Ladies and Gentlemen, this is my first time to use FPGA, and I am designing an image data acquisition system. The data collected by FPGA is transmitted to DSP for processing. DSP uses F28335, so the X...; XuYong虚庸 stm32/stm8

Ask about the clock 925M-800M: I don't understand, is it the problem of the quarters version? The official ones are all 925 but the frequency division is biased. In addition, the system I compiled has this problem: 34.056675] mmcbl...; yizhenghuzi FPGA/CPLD

Disassembling a multi-turn potentiometer: A potentiometer is needed in the production of a voltage-regulating power supply. However, the shaft of the purchased potentiometer is too large and the existing knob cannot fit on it. So I had to use...; hujj Making friends through disassembly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components