EEWORLDEEWORLDEEWORLD

Part Number

Search

550AA375M000BG

Description
LVPECL Output Clock Oscillator, 375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550AA375M000BG Overview

LVPECL Output Clock Oscillator, 375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AA375M000BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability100%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency375 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
Hiring embedded system software engineers and software engineers
Yiding Information Technology Co., Ltd. is a young company registered and working in Shanghai Zhangjiang Hi-Tech Park. The company is committed to the development of development tools and teaching equ...
iding Recruitment
WiFi video transmission solution
Recently, I have made a module that uses wifi to transmit videos. I would like to share it with you. Currently, I have developed software for IOS and Android systems to view real-time videos. There ar...
backromance RF/Wirelessly
Achieve less than 90mW standby power for non-auxiliary AC/DC power supplies
[b][size=3]Achieving less than 90mW standby power for unassisted AC/DC power supplies[/size][/b][size=5]Watch link[/size] [url=https://training.eeworld.com.cn/TI/video/13431][size=5]Achieving less tha...
qwqwqw2088 Analogue and Mixed Signal
Ask a question about plc
I have a PLC program with about 200 to 300 IOs. I need to modify the symbol table (the IO in the program doesn't match the one on site). Is there any good way to modify it? It seems very troublesome t...
七七零零 Embedded System
Please provide the ARM SC100 chip manual
I am a novice in embedded systems. I need to use ARM's SC100 chip for my project, but I can't find it for the time being. I would like to ask a kind person to send me a copy. Thank you very much......
sockit ARM Technology
FPGA frequency division problem help
[i=s] This post was last edited by tangjianyuan on 2015-3-5 15:14 [/i] [align=left][font=宋体]Hello everyone, I would like to ask all the FPGA masters how to program this multi-frequency. This is an [/f...
tangjianyuan FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2878  2577  840  1496  2227  58  52  17  31  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号