EEWORLDEEWORLDEEWORLD

Part Number

Search

550AB000143BG

Description
LVPECL Output Clock Oscillator, 107.1564MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550AB000143BG Overview

LVPECL Output Clock Oscillator, 107.1564MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AB000143BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
frequency stability100%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency107.1564 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
Is there anyone who can provide PDA equipment? My company wants to purchase
Is there anyone who can provide PDA equipment? My company wants to purchase it. Prototype for secondary development. The system platform should preferably be PPC 2003 or above. My QQ: 46324287... I am...
卐葉子紛飛♂ Embedded System
Multi-purpose 200m BP machine alarm
This is a specially designed BP machine. When you put this BP machine on your waist, you can receive the signal from the special transmitter and sound the alarm. This BP machine is powered by two UM5 ...
rain MCU
Weekly plan bike table
[align=center][b][font="][size=14.0pt]Renesas Electronics RL78/G14 Evaluation Board DIY Weekly Plan Template[/size][/font][/b][/align][align=left][b][font="][size=14.0pt]Trial User ID: cat3902982[/siz...
cat3902982 Renesas Electronics MCUs
Ask a flash melon question
Can the contents in the flash be saved after power failure? For example, if I store the number 500 at the address 0x1000, and then turn off the power, and then turn it on again, will the number 500 st...
qz410152 Microcontroller MCU
altera version ds-5
Is there a big difference between the use of the Altera version of DS-5 and the normal version of DS-5? Will I make mistakes if I use the Altera version according to the normal version of DS-5 manual?...
全部都是泡馍 FPGA/CPLD
MTV Left Behind Children
This week, Phoenix TV Chinese Channel's "Phoenix Big Vision" aired an episode about left-behind children that was both infuriating and touching. A private kindergarten in Henan Province accepted left-...
wangfuchong Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1615  634  378  541  1861  33  13  8  11  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号