550CA52M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550CA52M0000BG

550CA52M0000BG: DescriptionCMOS Output Clock Oscillator, 52MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550CA52M0000BG Overview

CMOS Output Clock Oscillator, 52MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CA52M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	100%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	52 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	177.8mm x 127.0mm x 41.91mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Three tube fluorescent lamp circuit

4 and 1/2 LED digital display (DMS-40PC series)

Liquid crystal display circuit b using ICL7106-ICL7107 chip

STK459 power amplifier circuit diagram

Switch electromagnet drive circuit diagram

Deep Current Negative Feedback Differential Amplifier

How to determine the number of board layers: Does the PCB diagram determine the number of layers by looking at the number of layers between the top and bottom layers? How can we determine the number of layers if we only have the physical object?...; 大发明家 PCB Design

Analog/digital mixed circuit accelerated simulation technology (I): Analog/digital mixed circuit accelerated simulation technology (I)[Source: Electronic Engineering Journal] [Author: Lu Zhenting, Song Lei] [Time: 2006-1-17 8:58:49] [Clicks: 80]Nowadays, SoC designs i...; fighting Analog electronics

Several circuit designs that must be understood by microcontrollers: 1. Selection of pull-up resistor for MCU　　You can see that when the resistor R1=10k in the reset circuit, RST is high level, and when R1=50, RST is low level. It is obvious that when R1=10k, it is wro...; Jacktang Microcontroller MCU

Let's take a look at the STM32 serial port program. I don't know where the error is. I hope the experts can give me some advice.: 1, USART_ReceiveData(USART1)); } } } } //void RCC_config(void) Function name: RCC_config(void) Function function: to initialize the system clock Entry parameter: none Exit parameter: none Time: 11.12....; OnlyCxue Embedded System

sched_rr_get_interval(): POSIX defines an interface that can obtain the time slice length of a specified process: #include struct timespec{ time_t tv_sec; //seconds long tv_nsec; //nanoseconds }; int sched_rr_get_interval(pid...; chenbingjy Linux and Android

This year's Spring Festival is really boring,,,,, but it's still good to do things that interest you: This year's Spring Festival is really boring,,,, but it's still good to do things that interest me:victory::victory::victory:,,, at least I can recharge by reading magazines,,,,,,,,,,,,,,,,,,,,,,...; maoshen Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components